

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

FIG. 1





FIG. 2**FIG. 3**

MODE	FIRST COMMAND	SECOND COMMAND
READ	00H	NO NEED
RECOVERY READ	01H	NO NEED
ERASE	20H	B0H
PROGRAM	1FH	40H
ADDITIONAL PROGRAM	10H	40H
RETRY PROGRAM	1AH	NO NEED
PARTIAL ERASE	2FH	B0H
REWRITE	11H	40H

FIG. 4

	TITLE	DEFINITION
I/O7	Ready/ $\overline{\text{Busy}}$	"VOH"=Ready "VOL"=Busy
I/O6	Reserved	
I/O5	Erase Check	"VOH"=Fail "VOL"=Pass
I/O4	Program Check	"VOH"=Fail "VOL"=Pass
I/O3	Reserved	
I/O2	Reserved	
I/O1	Reserved	
I/O0	Reserved	

STATUS REGISTER

FIG. 5




FIG. 6

PROGRAM DATA	I/O		DLL	DLR
	4	0		
01	0	1	0	1
00	0	0	0	0
10	1	0	1	0
11	1	1	1	1

INPUT PROGRAM DATA


FIG. 7



FIG. 8**FIG. 9**



FIG. 11**FIG. 12**



FIG. 13*FIG. 14*


FIG. 15

FIG. 16






FIG. 17*FIG. 18*



FIG. 19*FIG. 20*

FIG. 21

DATA LATCH PROCESS	CALCULATION CONTENT (SENSE LATCH DATA OF SELECTED MAT SIDE)
"01" PROGRAM DATA	$A + \bar{B}$
"00" PROGRAM DATA	$A + B$
"10" PROGRAM DATA	$\bar{A} + B$
"00" ERRATIC DETECTION DATA	$\overline{A + B}$
"10" ERRATIC DETECTION DATA	$A \cdot \bar{B}$
"11" DISTURB DETECTION DATA	$A \cdot B$

A: UPPER DIGIT DATA B: LOWER DIGIT DATA

FIG. 22

A UPPER DIGIT	B LOWER DIGIT	$A + \bar{B}$	$A + B$	$\bar{A} + B$	$\overline{A + B}$	$A \cdot \bar{B}$	$A \cdot B$
0	1	0	1	1	0	0	0
0	0	1	0	1	1	0	0
1	0	1	1	0	0	1	0
1	1	1	1	1	0	0	1

FIG. 23




FIG. 24





FIG. 25



PROGRAM DATA LATCH		Step 2		Step 3		Step 4		Step 5		Step 6		Step 7	
CONTENT		DATA TRANSFER DLR → G-BLR		SL SENSE		CLEAR G-BLR/L DATA TRANSFER SL(L) → G-BLL		CALCULATE (DLL, G-BLL) CLEAR SL		PRECHARGE G-BLR		SL SENSE	
		DLL	G-BLL	SL(L)	SL(R)	G-BLL	G-BLR	DLL	G-BLL	SL(L)	SL(R)	G-BLL	DLL
01	0	0.5	0.0	0(1)	0	1	1	0	0	0(1)	0	1	0
00	0	0.5	1.0	1(0)	0	0	0	0	0	0	0	0	0
10	1	0.5	1.0	1(0)	1	0	0	0	0	0	0	0	1
11	1	0.5	0.0	0(1)	1	1	1	0	0	0(1)	1	0	1

(a) (b) (c) (d) (e) (f) (g) (h) (i) PROCESSED RESULT


LATCH DATA TO BIT LINE
SIDE OF DATA LATCH
CIRCUIT ON SIDE OF
NON-SELECTED MAT

LATCH DATA TO OPPOSITE SIDE/
BIT LINE OF DATA LATCH CIRCUIT
ON SIDE OF SELECTED MAT IN
MULTI-SENSE METHOD

- BIT LINE USED TO PPROGRAM DATA IS "0"
 - BIT LINE USED NOT TO PPROGRAM DATA IS "1"
- DUE TO APPLICATION OF BLOCK VOLTAGE

'01' PROGRAM DATA LATCH PROCESS OPERATION (MULTI-SENSE METHOD)


FIG. 27



PROGRAM DATA LATCH																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
Step	Step 26								Step 27								Step 28								Step 29								Step 30								Step 31																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
CONTENT	DATA TRANSFER DLR → G-BLR PRECHARGE G-BLL								SL SENSE								CLEAR G-BLR/L DATA TRANSFER DLR → G-BLR								CALCULATE (G-BLL, SL(L))								SL CLEAR PRECHARGE G-BLR								SL SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)

'10' PROGRAM DATA LATCH PROCESS OPERATION (MULTI-SENSE METHOD)


FIG. 29



ERRATIC DATA LATCH																															
Step	Step 48				Step 49				Step 50				Step 51				Step 52				Step 53										
	DATA TRANSFER DLL → G-BLL PRECHARGE G-BLR				SL SENSE CLEAR G-BLR/L				DATA TRANSFER DLR → G-BLR				CALCULATE (SL(R), G-BLR)				SL CLEAR PRECHARGE G-BLL				SL SENSE										
CONTENT	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	
01	0	0.0				0.5	0(1)	0	0	0	1	0	0(1)	0	0	0	1	0.0	0(1)	0	0.5	0	0	0.0	0(1)	0	1	1	0	0	0(1)
00	0	0.0				0.5	1(0)	0	0	0	1	1.0	1(0)	0	0	0	1	0.0	1(0)	0	0.5	0	0	0.0	1(0)	0	1	1	0	0	1(0)
10	1	1.0				0.5	1(0)	1	0	1	0	1.0	1(0)	1	0	1	0	1.0	1(0)	1	0.5	0	0	1.0	1(0)	1	0	0	1	1	1(0)
11	1	1.0				0.5	0(1)	1	0	1	0	0	0(1)	1	0	1	0	0.0	0(1)	1	0.5	0	0	0.0	0(1)	1	1	1	0	0	0(1)

'10' ERRATIC DETECTION DATA LATCH PROCESS OPERATION (MULTI-SENSE METHOD)

FIG. 30



Step		DISTURB DATA LATCH											
		Step 58				Step 59				Step 60			
		DATA TRANSFER DLL → G-BLL				SL SENSE CLEAR G-BLR/L				PRECHARGE G-BLR/L			
CONTENT		DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01		0	0.0			0.5	0(1)	0	0	0	1	0	0(1)
00		0	0.0			0.5	1(0)	0	0	0	1	0	1(0)
10		1	1.0			0.5	1(0)	1	0	1	0	1	1(0)
11		1	1.0			0.5	0(1)	1	0	1	0	0	0(1)
		Step 61				Step 62				Step 63			
		CALCULATE (SL(R), G-BLR)				CALCULATE (G-BLR, DLR) SL CLEAR				SL SENSE			
		DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
		0	0.5	0	1	0.0	0(1)	0	0.5	0	0	0.0	0(1)
		0	0.5	0	1	0.0	1(0)	0	0.5	0	0	0.0	1(0)
		1	0.5	1	0	1.0	1(0)	1	0.5	0	0	0.0	1(0)
		1	0.5	1	0	1.0	0(1)	1	0.5	0	0	1.0	0(1)

'11' DISTURB DETECTION DATA LATCH PROCESS OPERATION (MULTI-SENSE METHOD)

FIG. 31




FIG. 32




FIG. 34

DATA LATCH LEFT	MEMORY MAT-L	SENSE LATCH	MEMORY MAT-R	DATA LATCH RIGHT
0000	0000	0000	0000	0000
0001	0001	0001	0001	0001
0010	0010	0010	0010	0010
0011	0011	0011	0011	0011
0100	0100	0100	0100	0100
0101	0101	0101	0101	0101
0110	0110	0110	0110	0110
0111	0111	0111	0111	0111
1000	1000	1000	1000	1000
1001	1001	1001	1001	1001
1010	1010	1010	1010	1010
1011	1011	1011	1011	1011
1100	1100	1100	1100	1100
1101	1101	1101	1101	1101
1110	1110	1110	1110	1110
1111	1111	1111	1111	1111




FIG. 38

MULTI-SENSE DATA LATCH METHOD





FIG. 39

FIG. 40







FIG. 41





Step	PROGRAM DATA LATCH																	
	Step 11						Step 12						Step 13					
	PRECHARGE ALL G-BLR/L						CALCULATE (DLL, G-BLL) DATA TRANSFER DLR → G-BLR						SL SENSE					
CONTENT	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01	0	1.0			0.5	1	0	1.0			2.0	1	0	0	0	1	1	1
00	0	1.0			0.5	0	0	1.0			0.5	0	0	1	1	0	0	0
10	1	1.0			0.5	0	1	0.0			0.5	0	1	0	0	1	1	0
11	1	1.0			0.5	1	1	0.0			2.0	1	1	0	0	1	1	1


'00' PROGRAM DATA LATCH PROCESS OPERATION
(MULTI-POWER SUPPLY METHOD)



Step	PROGRAM DATA LATCH														
	Step 21				Step 22				Step 23						
CONTENT	PRECHARGE ALL G-BLR				DATA TRANSFER DLR → G-BLR				SL SENSE						
	DLL	G-BLL	SL(L)	SL(R)	G-BLL	DLL	G-BLL	SL(L)	SL(R)	G-BLL	DLL	G-BLL	SL(R)	SL(L)	DLL
01	0	0.0			0.5	1	0	0.0			2.0	1	0	0	1
00	0	0.0			0.5	0	0	0.0			0.5	0	0	0	1
10	1	1.0			0.5	0	1	1.0			0.5	0	1	1	0
11	1	1.0			0.5	1	1	1.0			2.0	1	1	0	1

'10' PROGRAM DATA LATCH PROCESS OPERATION (MULTI-POWER SUPPLY METHOD)


FIG. 45



Step	ERRATIC DATA LATCH													
	Step 31							Step 32						
CONTENT	PRECHARGE ALL G-BLR/L							CALCULATE (DLR, G-BLR) DATA TRANSFER DLL → G-BLL						
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	DLL
01	0	0.5			1.0	1	0	0.5			0.0	1	0	1
00	0	0.5			1.0	0	0	0.5			1.0	0	0	1
10	1	0.5			1.0	0	1	2.0			1.0	0	1	0
11	1	0.5			1.0	1	1	2.0			0.0	1	1	0

'00' ERRATIC DETECTION DATA LATCH PROCESS
(MULTI-POWER SUPPLY METHOD)


FIG. 47



ERRATIC DATA LATCH												
Step	Step 51				Step 52				Step 53			
CONTENT	PRECHARGE ALL G-BLR/L				CALCULATE (DLL, G-BLD)				DATA TRANSFER DLL → G-BLL			
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	SL(L)	SL(R)	G-BLR	DLL	G-BLL	SL(L)	SL(R)
01	0	2.0			1.0	1	0	2.0	1.0	1	0	2.0
00	0	2.0			0.0	0	0	2.0	0.0	0	0	2.0
10	1	2.0			0.0	0	1	0.0	0.0	0	1	0.5
11	1	2.0			1.0	1	1	0.0	1.0	1	1	0.5


'11' DISTURB DETECTION DATA LATCH PROCESS OPERATION
(MULTI-POWER SUPPLY METHOD)

FIG. 48




"01" PROGRAM DATA LATCH PROCESS WAVEFORM
(R-SIDE SELECTED IN MULTI-POWER SUPPLY METHOD)

FIG. 49




"00" PROGRAM DATA LATCH PROCESS WAVEFORM
(R-SIDE SELECTED IN MULTI-POWER SUPPLY METHOD)

FIG. 50



"10" PROGRAM DATA LATCH PROCESS WAVEFORM
(R-SIDE SELECTED IN MULTI-POWER SUPPLY METHOD)

FIG. 51



"00" ERRATIC DETECTION DATA LATCH PROCESS WAVEFORM
(R-SIDE SELECTED IN MULTI-POWER SUPPLY METHOD)

FIG. 54

		SELECTED BLOCK		NON-SELECTED BLOCK	
		SELECTED WORD	NON-SELECTED WORD	SELECTED WORD	NON-SELECTED WORD
	READ	2.4/3.2/4.0V 1.0V Vss Vss	Vss 1.0V Vss Vss	Vss OPEN OPEN Vss	Vss OPEN OPEN Vss
	ERASE	-16V 2.0V 2.0V 2.0V	Vss 2.0V 2.0V 2.0V	2.0V 2.0V 2.0V 2.0V	2.0V 2.0V 2.0V 2.0V
PROGRAM	PROGRAM DATA	15.1/15.8/17.0V Vss OPEN Vss	4.5V Vss Vss Vss	OPEN OPEN OPEN Vss	Vss OPEN OPEN Vss
	NON-PROGRAM DATA	15.1/15.8/17.0V 6.5V OPEN Vss	4.5V 6.5V Vss Vss	OPEN OPEN OPEN Vss	Vss OPEN OPEN Vss
	VERIFY	2.8/3.6/4.5V 1.0V Vss Vss	Vss 1.0V Vss Vss	Vss OPEN OPEN Vss	Vss OPEN OPEN Vss
	ERRATIC DETECT DISTURB DETECT	2.1/3.1/3.9V 1.0V Vss Vss	Vss 1.0V Vss Vss	Vss OPEN OPEN Vss	Vss OPEN OPEN Vss



FIG. 55*FIG. 56*

FIG. 57




FIG. 58




FIG. 60






FIG. 61


IN THE CASE THAT DATA OF
ALL SECTORS ARE REWRITTEN

FIG. 62



IN THE CASE THAT ADDRESSES $YA(o)$ TO $YA(k)$ ON SECTOR AND DATA $YA(m)$ TO $Y(m+i)$ ARE REWRITTEN

FIG. 63



IN THE CASE THAT ADDRESSES $YA(m)$ TO $YA(m+k)$ ON SECTOR AND DATA $YA(n)$ TO $Y(n+i)$ ARE REWRITTEN

FIG. 64

PARTIAL ERASING FUNCTION









FIG. 65

※ SEQUENCE OPERATION WHEN RIGHT MAT IS SELECTED

'1': IN THE CASE THAT POTENTIALS AT RESPECTIVE NODES ARE HIGH
'0': IN THE CASE THAT POTENTIALS AT RESPECTIVE NODES ARE LOW






VRW 1 READ						VRW 2 READ						
Step	Step 1	Step 2	Step 3	Step 3.5	Step 4							
CONTENT	VRW1 READ 	DATA TRANSFER SL(R) → DLR 	VRW2 READ 	SET "0" TO MEMORY AREA SL(R) 	DATA TRANSFER SL(L) TO DLL 		DLR	G-BLR	SL(R)	SL(L)	G-BLL	DLL
						DLR	G-BLR	SL(R)	SL(L)	G-BLL	DLL	
	01	1	1	1	1	1	1	1	1	0	0	
	00	1	1	1	1	1	1	1	1	0	0	
	10	1	1	1	1	1	1	0	0	1	1	
	11	0	0	0	0	0	0	1	1	1	1	
MANAGEMENT AREA						DLR	G-BLR	SL(R)	SL(L)	G-BLL	DLL	
						DLR	G-BLR	SL(R)	SL(L)	G-BLL	DLL	
	01	1	1	1	1	1	1	1	1	1	1	
	00	1	1	1	1	1	1	1	1	1	1	
MEMORY AREA						DLR	G-BLR	SL(R)	SL(L)	G-BLL	DLL	
						DLR	G-BLR	SL(R)	SL(L)	G-BLL	DLL	
	10	1	1	1	1	1	0	0	1	1	1	
	11	0	0	0	0	0	1	1	1	1	1	

READ SEQUENCE WITHIN PARTIAL ERASE FLOW

FIG. 66

※ SEQUENCE OPERATION WHEN RIGHT MAT IS SELECTED

'1': IN THE CASE THAT POTENTIALS AT RESPECTIVE NODES ARE HIGH
'0': IN THE CASE THAT POTENTIALS AT RESPECTIVE NODES ARE LOW

VRW 3 READ											
Step	Step 5	Step 5.5	Step 6	Step 7	Step 8						
	VRW3 READ	SET "1" TO MEMORY AREA SL(R)	DATA TRANSFER DLR TO G-BLR	CALCULATE (SL(R), G-BLR)	DLR SENSE	DATA TRANSFER FROM S.L. TO D.L.					
											
CONTENT											
	DLL	DLL	DLL	DLL	DLL	DLL	DLR	G-BLR	SL(R)	SL(L)	G-BLR
	G-BLL	G-BLL	G-BLL	G-BLL	G-BLL	G-BLL	SL(R)	SL(L)	G-BLL	DLL	DLR
	SL(L)	SL(L)	SL(L)	SL(L)	SL(L)	SL(L)	G-BLR	DLL	DLR	G-BLR	SL(R)
	SL(R)	SL(R)	SL(R)	SL(R)	SL(R)	SL(R)	DLL	DLR	G-BLR	SL(R)	G-BLR
	G-BLR	G-BLR	G-BLR	G-BLR	G-BLR	G-BLR	SL(R)	SL(L)	G-BLL	DLL	DLR
	DLL	DLL	DLL	DLL	DLL	DLL	G-BLR	SL(R)	SL(L)	G-BLL	DLL
01	0	0	1	1	0	0	1	1	0	0	1
00	0	1	0	1	0	0	1	1	0	0	1
10	1	1	0	1	1	0	1	1	0	1	0
11	1	1	0	1	1	0	0	1	0	1	0
01	1	0	1	1	1	1	1	1	0	1	1
00	1	1	0	1	1	0	1	1	0	1	1
10	1	1	0	1	1	0	1	1	0	1	1
11	1	1	0	1	1	0	1	1	0	1	1

MANAGEMENT AREA	01	00	10	11
MEMORY AREA	01	00	10	11

READ SEQUENCE WITHIN PARTIAL ERASE FLOW

FIG. 67